## Claims

[c1] 8. A method of fabricating a multi-bit flash memory, comprising:

providing a substrate;

forming a tunneling oxide layer on the substrate; forming a conductive layer on the tunneling oxide layer; forming an isolation layer in the conductive layer to partition the conductive layer into a plurality of conductive blocks arranged in an array with a plurality of rows extending from a region predetermined for forming one bit line to another region predetermined for forming another bit line and a plurality of columns, wherein each row comprises two conductive blocks, and each column comprises n (n is a positive integer) conductive blocks; forming a gate dielectric layer on the conductive layer; patterning the gate dielectric layer and the conductive layer to form a floating gate;

forming the bit lines in the substrate at two sides of the floating gate;

forming a control gate on the floating gate; and performing a step of threshold voltage adjustment to result in different threshold voltages of the channel regions under the conductive blocks of different rows.

- [c2] 9. The method according to Claim 8, wherein the material of the conductive layer comprises germanium polycide.
- [c3] 10. The method according to Claim 8, wherein the step of forming the isolation region further comprises: forming a patterned photoresist layer on the conductive layer to expose a part of the conductive layer predetermined for forming the isolation region; performing an ion implantation step to implant dopant into the exposed conductive layer; and performing an annealing process to react the dopant with silicon of the conductive layer to form the isolation region.
- [c4] 11. The method according to Claim 10, wherein the dopant includes oxygen ions.
- [c5] 12. The method according to Claim 11, wherein ion implantation step is performed with a dosage of dopant of about  $1\times10^{18}$  atoms/cm<sup>2</sup> to about  $2\times10^{18}$  atoms/cm<sup>2</sup>.
- [c6] 13. The method according to Claim 11, wherein the ion implantation step is performed with an implantation energy of about 20 KeV to about 80 KeV.
- [c7] 14. The method according to Claim 10, wherein the

- dopant includes nitrogen ions.
- [c8] 15. The method according to Claim 10, wherein the annealing process is performed at about 950°C to about 1150°C.
- [c9] 16. The method according to Claim 8, further comprising a step of forming a field oxide layer after the step of forming the bit lines and before the step of forming the control gate.
- [c10] 17. A method of fabricating a multi-bit flash memory, comprising:

providing a substrate;

forming a tunneling oxide layer on the substrate; forming a germanium polycide layer on the tunneling oxide layer;

forming a patterned photoreist layer on the germanium polycide layer, the patterned photoresist layer exposing a part of the germanium polycide layer predetermined for forming an isolation region;

performing an ion implantation step to implant dopant into the exposed germanium polycide layer;

performing an annealing process to react the dopant with silicon of the germanium polycide layer to form the isolation region that partitions the germanium polycide into a plurality of conductive blocks arranged in an array,

the array having a plurality of rows extending from a region predetermined for forming a bit line to a region predetermined for forming another bit line and a plurality of columns each having n (n is a positive integer) conductive blocks;

forming a gate dielectric layer on the germanium polycide layer;

patterning the gate dielectric layer and the germanium polycide layer to form a floating gate;

forming the bit lines in the substrate at two sides of the floating gate;

forming a control gate on the floating gate; and performing a step of threshold voltage adjustment to result in different threshold voltages of the channel regions under the conductive blocks of different rows.

- [c11] 18. The method according to Claim 17, wherein the step of ion implantation further comprises implanting oxygen ions into the exposed germanium polycide layer.
- [c12] 19. The method according to Claim 17, wherein the step of ion implantation further comprises implanting nitrogen ions into the exposed germanium polycide layer.
- [c13] 20. The method according to Claim 17, further comprising forming a field oxide and a spacer on a sidewall of the floating gate after the step of forming the bit lines

and before the step of forming the control gate.